Bringing NVIDIA GPUs to the PGAS/OpenSHMEM World: Challenges and Solutions

GPU Technology Conference (GTC 2017)

by

Dhabaleswar K. (DK) Panda
The Ohio State University
E-mail: panda@cse.ohio-state.edu
http://www.cse.ohio-state.edu/~panda
High-End Computing (HEC): ExaFlop & Exabyte

- **Expected to have an ExaFlop system in 2021!**

**ExaFlop & HPC**

- 150-300 PFlops in 2017-18?
- 1 EFlops in 2021?

**Exabyte & BigData**

- 40K EBytes in 2020?
- 10K-20K EBytes in 2016-2018

ExaFlop & HPC

Exabyte & BigData
Parallel Programming Models Overview

- Programming models provide abstract machine models
- Models can be mapped on different types of systems
  - e.g. Distributed Shared Memory (DSM), MPI within a node, etc.
- PGAS models and Hybrid MPI+PGAS models are gradually receiving importance
Outline

• Overview of PGAS models (UPC and OpenSHMEM)
• Limitations in PGAS models for GPU computing
• Proposed Designs and Alternatives
• Performance Evaluation
• Conclusions
Partitioned Global Address Space (PGAS) Models

• Key features
  - Simple shared memory abstractions
  - Light weight one-sided communication
  - Easier to express irregular communication

• Different approaches to PGAS
  - Languages
    • Unified Parallel C (UPC)
    • Co-Array Fortran (CAF)
    • X10
    • Chapel
  - Libraries
    • OpenSHMEM
    • UPC++
    • Global Arrays
OpenSHMEM

- SHMEM implementations – Cray SHMEM, SGI SHMEM, Quadrics SHMEM, HP SHMEM, GSHMEM
- Subtle differences in API, across versions – example:

<table>
<thead>
<tr>
<th></th>
<th>SGI SHMEM</th>
<th>Quadrics SHMEM</th>
<th>Cray SHMEM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initialization</td>
<td><code>start_pes(0)</code></td>
<td><code>shmem_init</code></td>
<td><code>start_pes</code></td>
</tr>
<tr>
<td>Process ID</td>
<td><code>_my_pe</code></td>
<td><code>my_pe</code></td>
<td><code>shmem_my_pe</code></td>
</tr>
</tbody>
</table>

- Made application codes non-portable
- OpenSHMEM is an effort to address this:

  “A new, open specification to consolidate the various extant SHMEM versions into a widely accepted standard.” – OpenSHMEM Specification v1.0

  by University of Houston and Oak Ridge National Lab

  SGI SHMEM is the baseline
OpenSHMEM Memory Model

• Defines symmetric data objects that are globally addressable

  - Allocated using a collective *shmalloc* routine
  
  - Same type, size and offset address at all processes/processing elements (PEs)
  
  - Address of a remote object can be calculated based on info of local object

```c
int main (int c, char *v[]) {
  int *b;

  start_pes();
  b = (int *) shmalloc (sizeof(int));

  shmem_int_get (b, b, 1, 1);
}
```
Compiler-based: Unified Parallel C

• UPC: a parallel extension to the C standard

• UPC Specifications and Standards:
  - Introduction to UPC and Language Specification, 1999
  - UPC Language Specifications, v1.0, Feb 2001
  - UPC Language Specifications, v1.1.1, Sep 2004
  - UPC Language Specifications, v1.2, 2005

• UPC Consortium
  - Academic Institutions: GWU, MTU, UCB, U. Florida, U. Houston, U. Maryland...
  - Government Institutions: ARSC, IDA, LBNL, SNL, US DOE...
  - Commercial Institutions: HP, Cray, Intrepid Technology, IBM, ...

• Supported by several UPC compilers
  - Vendor-based commercial UPC compilers: HP UPC, Cray UPC, SGI UPC
  - Open-source UPC compilers: Berkeley UPC, GCC UPC, Michigan Tech MuPC

• Aims for: high performance, coding efficiency, irregular applications, ...
UPC: Memory Model

- **Global Shared Space**: can be accessed by all the threads
- **Private Space**: holds all the normal variables; can only be accessed by the local thread
- **Examples**:
  
  ```c
  shared int x;  //shared variable; allocated with affinity to Thread 0
  int main() {
    int y;  //private variable
  }
  ```
Hierarchical architectures with multiple address spaces

(MPI + PGAS) Model
- MPI across address spaces
- PGAS within an address space

MPI is good at moving data between address spaces

Within an address space, MPI can interoperate with other shared memory programming models

Applications can have kernels with different communication patterns

Can benefit from different models

Re-writing complete applications can be a huge effort

Port critical kernels to the desired model instead
Hybrid (MPI+PGAS) Programming

- Application sub-kernels can be re-written in MPI/PGAS based on communication characteristics
- Benefits:
  - Best of Distributed Computing Model
  - Best of Shared Memory Computing Model
Overview of the MVAPICH2 Project

- High Performance open-source MPI Library for InfiniBand, Omni-Path, Ethernet/iWARP, and RDMA over Converged Ethernet (RoCE)
  - MVAPICH (MPI-1), MVAPICH2 (MPI-2.2 and MPI-3.0), Started in 2001, First version available in 2002
  - MVAPICH2-X (MPI + PGAS), Available since 2011
  - Support for GPGPUs (MVAPICH2-GDR) and MIC (MVAPICH2-MIC), Available since 2014
  - Support for Virtualization (MVAPICH2-Virt), Available since 2015
  - Support for Energy-Awareness (MVAPICH2-EA), Available since 2015
  - Support for InfiniBand Network Analysis and Monitoring (OSU INAM) since 2015
- Used by more than 2,750 organizations in 84 countries
- More than 416,000 (> 0.4 million) downloads from the OSU site directly
- Empowering many TOP500 clusters (Nov ‘16 ranking)
  - 1st, 10,649,600-core (Sunway TaihuLight) at National Supercomputing Center in Wuxi, China
  - 13th, 241,108-core (Pleiades) at NASA
  - 17th, 462,462-core (Stampede) at TACC
  - 40th, 74,520-core (Tsubame 2.5) at Tokyo Institute of Technology
- Available with software stacks of many vendors and Linux Distros (RedHat and SuSE)
- Empowering Top500 systems for over a decade
  - System-X from Virginia Tech (3rd in Nov 2003, 2,200 processors, 12.25 TFlops) ->
  - Sunway TaihuLight (1st in Jun’16, 10M cores, 100 PFlops)

http://mvapich.cse.ohio-state.edu

Empowering Top500 systems for over a decade

Network Based Computing Laboratory
GTC 2017
## MVAPICH2 Software Family

<table>
<thead>
<tr>
<th>Requirements</th>
<th>MVAPICH2 Library to use</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPI with IB, iWARP and RoCE</td>
<td>MVAPICH2</td>
</tr>
<tr>
<td><strong>Advanced MPI, OSU INAM, PGAS and MPI+PGAS with IB and RoCE</strong></td>
<td><strong>MVAPICH2-X</strong></td>
</tr>
<tr>
<td>MPI with IB &amp; GPU</td>
<td>MVAPICH2-GDR</td>
</tr>
<tr>
<td>MPI with IB &amp; MIC</td>
<td>MVAPICH2-MIC</td>
</tr>
<tr>
<td>HPC Cloud with MPI &amp; IB</td>
<td>MVAPICH2-Virt</td>
</tr>
<tr>
<td>Energy-aware MPI with IB, iWARP and RoCE</td>
<td>MVAPICH2-EA</td>
</tr>
</tbody>
</table>
MVAPICH2-X for Advanced MPI and Hybrid MPI + PGAS Applications

- Unified communication runtime for MPI, UPC, OpenSHMEM, CAF available with MVAPICH2-X 1.9 (2012) onwards!
- UPC++ support available since MVAPICH2-X 2.2RC1
- Feature Highlights
  - Supports MPI(+OpenMP), OpenSHMEM, UPC, CAF, UPC++, MPI(+OpenMP) + OpenSHMEM, MPI(+OpenMP) + UPC + CAF
  - MPI-3 compliant, OpenSHMEM v1.0 standard compliant, UPC v1.2 standard compliant (with initial support for UPC 1.3), CAF 2008 standard (OpenUH), UPC++ 1.0
  - Scalable Inter-node and intra-node communication – point-to-point and collectives
Application Level Performance with Graph500 and Sort

- Performance of Hybrid (MPI+OpenSHMEM) Graph500 Design
  - 8,192 processes
    - 2.4X improvement over MPI-CSR
    - 7.6X improvement over MPI-Simple
  - 16,384 processes
    - 1.5X improvement over MPI-CSR
    - 13X improvement over MPI-Simple

- Performance of Hybrid (MPI+OpenSHMEM) Sort Application
  - 4,096 processes, 4 TB Input Size
    - MPI – 2408 sec; 0.16 TB/min
    - Hybrid – 1172 sec; 0.36 TB/min
    - 51% improvement over MPI-design


J. Jose, S. Potluri, K. Tomko and D. K. Panda, Designing Scalable Graph500 Benchmark with Hybrid MPI+OpenSHMEM Programming Models, International Supercomputing Conference (ISC'13), June 2013

J. Jose, K. Kandalla, M. Luo and D. K. Panda, Supporting Hybrid MPI and OpenSHMEM over InfiniBand: Design and Performance Evaluation, Int'l Conference on Parallel Processing (ICPP '12), September 2012
Outline

• Overview of PGAS models (UPC and OpenSHMEM)
• Limitations in PGAS models for GPU computing
• Proposed Designs and Alternatives
• Performance Evaluation
• Conclusions
Limitations of OpenSHMEM for GPU Computing

- OpenSHMEM memory model does not support disjoint memory address spaces - case with GPU clusters

Existing OpenSHMEM Model with CUDA

PE 0
host_buf = shmalloc (...)  
cudaMemcpy (host_buf, dev_buf, ...)  
shmem_putmem (host_buf, host_buf, size, pe)  
shmem_barrier (...)

GPU-to-GPU Data Movement

PE 1
host_buf = shmalloc (...)  
shmem_barrier (...)  
cudaMemcpy (dev_buf, host_buf, size, ...)  

- Copies severely limit the performance
- Synchronization negates the benefits of one-sided communication
- Similar issues with UPC
Outline

• Overview of PGAS models (UPC and OpenSHMEM)
• Limitations in PGAS models for GPU computing
• Proposed Designs and Alternatives
• Performance Evaluation
• Conclusions
Global Address Space with Host and Device Memory

- Extended APIs:
  - `heap_on_device/heap_on_host`
  - A way to indicate location of heap
  - `host_buf = shmalloc (sizeof(int), 0);`
  - `dev_buf = shmalloc (sizeof(int), 1);`

CUDA-Aware OpenSHMEM
Same design for UPC

PE 0
`dev_buf = shmalloc (size, 1);`
`shmem_putmem (dev_buf, dev_buf, size, pe)`

PE 1
`dev_buf = shmalloc (size, 1);`

---

CUDA-aware OpenSHMEM and UPC runtimes

• After device memory becomes part of the global shared space:
  - Accessible through standard UPC/OpenSHMEM communication APIs
  - Data movement transparently handled by the runtime
  - Preserves one-sided semantics at the application level

• Efficient designs to handle communication
  - Inter-node transfers use host-staged transfers with pipelining
  - Intra-node transfers use CUDA IPC
  - Possibility to take advantage of GPUDirect RDMA (GDR)

• Goal: Enabling High performance one-sided communications semantics with GPU devices
Inter-Node Communication

- Pipelined data transfers through host memory - overlap between CUDA copies and IB transfers
- Done transparently by the runtime
- Designs with GPUDirect RDMA can help considerably improve performance
- Hybrid design:
  - GPUDirect RDMA
  - Pipeline 1 Hop
  - Proxy-based design
Outline

• Overview of PGAS models (UPC and OpenSHMEM)
• Limitations in PGAS models for GPU computing
• Proposed Designs and Alternatives
  • Performance Evaluation
• Conclusions
Using IPC for intra-node communication

- Small messages – 3.4X improvement for 4Byte messages
- Large messages – 5X for 4MByte messages

Based on MVAPICH2X-2.0b + Extensions
Intel WestmereEP node with 8 cores
2 NVIDIA Tesla K20c GPUs, Mellanox QDR HCA
CUDA 6.0RC1
Shmem_putmem Intra-node Communication (GDR Enhancement)

- GDR for small and medium message sizes
- IPC for large message to avoid PCIe bottlenecks
- Hybrid design brings best of both
- 2.42 us Put D-H latency for 4 Bytes (2.6X improvement) and 3.92 us latency for 4 KBytes
- 3.6X improvement for Get operation
- Similar results with other configurations (D-D, H-D and D-H)
Small messages benefit from selective CUDA registration – 22% for 4Byte messages

Large messages benefit from pipelined overlap – 28% for 4MByte messages

Shmem_putmem Inter-node Communication (GDR and Proxy Enhancement)

- GDR for small/medium message sizes
- Host-staging for large message to avoid PCIe bottlenecks
- Hybrid design brings best of both
- 3.13 us Put latency for 4B (6.6X improvement) and 4.7 us latency for 4KB
- 9X improvement for Get latency of 4B
Application Evaluation: 2DStencil

- Platform: Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)

- New designs achieve 20% and 19% improvements on 32 and 64 GPU nodes for 2Kx2K input size

Application Evaluation: GPULBM

Wilkes

- Redesign the application
  - CUDA-Aware MPI: Send/Recv => hybrid CUDA-Aware MPI+OpenSHMEM
  - cudaMalloc => shmalloc(size, 1);
  - MPI_Send/recv => shmem_put + fence
  - 45% benefits

CSCS

- Platform: Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)
- Platform: CSCS (CS-Storm based): Haswell + NVIDIA K80+ IB FDR

Outline

- Overview of PGAS models (UPC and OpenSHMEM)
- Limitations in PGAS models for GPU computing
- Proposed Designs and Alternatives
- Performance Evaluation
- Conclusions
Conclusions

• PGAS models offer lightweight synchronization and one-sided communication semantics
• Low-overhead synchronization is suited for GPU architectures
• Extensions to the PGAS memory model needed to efficiently support CUDA-Aware PGAS models
• High-performance GDR-based design for OpenSHMEM is proposed
• Plan on exploiting the GDR-based designs for UPC and UPC++
• Enhanced designs are planned to be incorporated into MVAPICH2-X
ExaComm 2017 will be held with the International Supercomputing Conference (ISC ‘17), at Frankfurt, Germany on Thursday, June 22\textsuperscript{nd}, 2017

http://nowlab.cse.ohio-state.edu/exacomm/

Keynote Speaker: Dr. Jeffrey S. Vetter,
Group Leader, Future Technologies Group at Oak Ridge National Laboratory

A set of talks from leaders in academia, industry and national laboratories, refereed research papers and a panel

ExaComm 2016 was held with the International Supercomputing Conference (ISC ‘16), at Frankfurt, Germany, June 23\textsuperscript{rd}, 2016

http://nowlab.cse.ohio-state.edu/exacomm_16/

ExaComm 2015 was held with the International Supercomputing Conference (ISC ‘15), at Frankfurt, Germany, July 16\textsuperscript{th}, 2015

http://nowlab.cse.ohio-state.edu/exacomm_15/
Upcoming 5th Annual MVAPICH User Group (MUG) Meeting

- August 14-16, 2017; Columbus, Ohio, USA
- The MUG meeting provides an open forum for all attendees (users, system administrators, researchers, engineers, and students) to discuss and share their knowledge on using MVAPICH2, MVAPICH2-X, MVAPICH2-GDR, MVAPICH2-MIC, MVAPICH2-Virt, MVAPICH2-EA, and OSU INAM on large-scale systems and for a diverse set of applications.

- The event will include
  - A set of talks from experts in the field
  - Presentations from the MVAPICH2 team on tuning and optimization strategies for various components
  - Trouble shooting guidelines
  - Contributed presentations
  - An open mic session, and
  - An interactive/hands-on session with the MVAPICH2 developers in a one-to-one manner to discuss issues and problems.

- More details at http://mug.mvapich.cse.ohio-state.edu/
Funding Acknowledgments

Funding Support by

Equipment Support by
Personnel Acknowledgments

Current Students
- A. Awan (Ph.D.)
- R. Biswas (M.S.)
- M. Bayatpour (Ph.D.)
- S. Chakraborty (Ph.D.)
- C.-H. Chu (Ph.D.)
- M. Li (Ph.D.)

Past Students
- A. Augustine (M.S.)
- P. Balaji (Ph.D.)
- S. Bhagvat (M.S.)
- A. Bhat (M.S.)
- D. Buntinas (Ph.D.)
- L. Chai (Ph.D.)
- B. Chandrasekharan (M.S.)
- N. Dandapanthula (M.S.)
- V. Dhanraj (M.S.)
- T. Gangadharappa (M.S.)
- K. Gopalakrishnan (M.S.)

Past Research Scientists
- K. Hamidouche
- S. Sur

Past Post-Docs
- D. Banerjee
- X. Besseron
- H.-W. Jin
- W. Huang (Ph.D.)
- W. Jiang (M.S.)
- K. Kulkarni (M.S.)
- P. Lai (M.S.)
- J. Liu (Ph.D.)

Current Research Scientists
- X. Lu
- H. Subramoni

Current Research Specialist
- J. Smith

Past Programmers
- D. Bureddy
- M. Arnold
- J. Perkins

Past Research Scientist
- K. Hamidouche
- S. Sur

Past Programmers
- D. Bureddy
- M. Arnold
- J. Perkins

Network Based Computing Laboratory
GTC 2017

34
Thank You!

panda@cse.ohio-state.edu

Network-Based Computing Laboratory
http://nowlab.cse.ohio-state.edu/

The MVAPICH2 Project
http://mvapich.cse.ohio-state.edu/